CLAIMS

What Is Claimed Is

1	1.	A chip-scale package comprising:
2		a substrate having a first surface and an opposite second surface, the substrate
3		composed of a controlled thermal expansion material;
4		a memory die mounted on the first surface of the substrate using a plurality of rigid
5		underside coupling members, the substrate having a coefficient of expansion that
6		substantially matches a coefficient of expansion of the memory die;
7		a plurality of solder balls mounted on the first surface of the substrate in a ball grid
8		array configuration, at least one of the solder balls electrically coupled to at least
9		one of the underside coupling members;
10		a plurality of pads coupled to the second surface of the substrate, each pad electrically
11		coupled to one or more of the plurality of solder balls in a staggered routing
12		scheme; and
13		one or more electronic components mounted on the second surface of the substrate in
14		an area substantially opposite of the memory die, wherein the combined distance
15		that an electronic component and the memory die protrude from the substrate is
16		less than the distance that a solder ball and pad protrude from the substrate.
1	2.	The chip-scale package of claim 1 further comprising:
2		electrically conductive traces on the first surface to electrically couple at least one
3		solder ball to the memory die.
1	3.	The chip-scale package of claim 1 wherein the substrate includes a controlled thermal
2	exp	ansion material that sufficiently matches the coefficient of expansion of the memory die.
1	4.	The chip-scale package of claim 1 wherein the underside coupling members permit the

LOZAJURV328274.1 20

A chip-scale package comprising:

2

5.

underside surface of the memory die to be substantially exposed.

2	a substrate having a first surface and an opposite second surface;	
3	a semiconductor device mounted on the first surface of the substrate using solder	
4	balls;	
5	a plurality of solder balls mounted on the first surface of the substrate in a ball grid	
6	array configuration, at least one of the solder balls electrically coupled to the	
7	semiconductor device;	
8	a plurality of pads coupled to the second surface of the substrate, each pad electrically	
9	coupled to one or more of the plurality of solder balls in a staggered routing	
10	scheme; and	
11	one or more electrical components mounted on the second surface of the substrate.	
1	6. The chip-scale package of claim 5 wherein the electrical components are mounted on the	
2	second surface of the substrate in an area substantially opposite of the semiconductor device.	
1	7. The chip-scale package of claim 6 wherein the electrical components include capacitors	
2	and resistors.	
2	and resistors.	
1	8. The chip-scale package of claim 5 wherein the combined distance that an electrical	
2	component and the semiconductor device protrude from the substrate is less than the distance	
3	that a solder ball and pad protrude from the substrate.	
1	9. The chip-scale package of claim 5 wherein the substrate includes a controlled thermal	
2	expansion material with a coefficient of expansion that substantially matches the coefficient of	

expansion of the semiconductor device. The chip-scale package of claim 5 wherein the semiconductor device is a silicon device

and the substrate includes a controlled thermal expansion material that sufficiently matches the 2 coefficient of expansion of the silicon device. 3

3

1

11. The chip-scale package of claim 5 further comprising: 1 2 electrically conductive traces on the first surface to electrically couple at least one

3 solder ball to the semiconductor device.

21 LOZAJ\IRV\328274.1

- 12. The chip-scale package of claim 5 wherein the semiconductor device is a silicon memory
 device.
- The chip-scale package of claim 5 wherein the semiconductor device is coupled to the
 first surface using rigid underside coupling members.
- 11. The chip-scale package of claim 13 wherein the rigid underside coupling members permit
 22. the underside surface of the semiconductor device to be substantially exposed.
- 15. A stackable electronic assembly comprising:

2

3

6

7

8

9

10

12

14

15

16

17

18 19

20

- a plurality of chip-scale packages, the plurality of chip-scale packages arranged in a stacked configuration, each chip-scale package including
 - a substrate having a first surface and an opposite second surface, the substrate composed of a controlled thermal expansion material;
 - a semiconductor device coupled to traces on the first surface of the substrate using underside coupling members, the substrate having a coefficient of expansion that substantially matches a coefficient of expansion of the semiconductor device;
 - a plurality of solder balls mounted on the first surface of the substrate in a ball grid array configuration, at least one of the solder balls electrically coupled to the semiconductor device;
 - a plurality of pads coupled to the second surface of the substrate, each pad electrically coupled to one or more of the plurality of solder balls in a staggered routing scheme; and
 - one or more electrical components mounted on the second surface of the substrate in an area substantially opposite of the semiconductor device, wherein the combined distance that an electronic component and the semiconductor device protrude from the substrate is less than the distance that a solder ball and pad protrude from the substrate.

LOZANIRV328274.1 22

- 1 16. A stackable electronic assembly of claim 15 wherein the plurality chip-scale packages 2 have identical routing traces. 1 17. A stackable electronic assembly of claim 15 wherein the solder balls on the first surface 2 of a first chip-scale package are coupled to the pads on the second surface of a second chip-scale 3 package. A stackable electronic assembly of claim 15 wherein the staggered routing scheme 1 2 permits accessing the same underside coupling member in each of the chip-scale packages in a stack from a plurality of solder balls in a first chip-scale package. 3
- 19. The stackable electronic assembly of claim 15 wherein the underside coupling members
 permit the underside surface of the semiconductor device to be exposed.
 - A memory module comprising:

1 2

3

5

6

7

9

1

- a main substrate with an interface to couple the memory module to other devices; and one or more stacks of memory devices coupled to a first surface of the main substrate, at least one stack of memory devices including
 - a plurality chip-scale packages, the plurality of chip-scale packages arranged in a stacked configuration and having identical routing traces on a first surface and opposite second surface of the chip-scale package, each chip-scale package including
 - a substrate having a first surface and an opposite second surface,
- a memory semiconductor die electrically coupled to traces on the first

 surface of the substrate using underside coupling members, and
- 12 a plurality of solder balls mounted on the first surface of the substrate, at
 13 least one of the solder balls electrically coupled to the memory
- 14 semiconductor die.
 - The memory module of claim 20 wherein
- 2 the substrate is composed of a controlled thermal expansion material,

LOZAJURV328274.1 23

3	the substrate has a coefficient of expansion that substantially matches a coefficient of	
4	expansion of the memory semiconductor die,	
5	the plurality of solder balls are mounted on the first surface of the substrate in a ball	
6	grid array configuration, and	
7	each chip-scale package further includes	
8	a plurality of pads coupled to the second surface of the substrate, each pad	
9	electrically coupled to one or more of the plurality of solder balls in a	
10	staggered routing scheme, and	
11	one or more electronic components mounted on the second surface of the	
12	substrate in an area substantially opposite of the memory semiconductor die,	
13	wherein the combined distance that an electronic component and the memory	
14	semiconductor die protrude from the substrate is less than the distance that a	
15	solder ball and pad protrude from the substrate.	
1	22. The memory module of claim 21 wherein the staggered routing scheme permits accessing	
2	the same underside coupling members in all of the chip-scale packages in a stack from a plurality	
3	of solder balls in a first chip-scale package.	
1	23. The memory module of claim 20 wherein the memory module is a dual inline memory	
2	module.	
1	24. The memory module of claim 20 further comprising:	
2	one or more stacks of memory devices coupled to a second surface of the main	
3	substrate.	
,	งของน ลเอ.	
1	25. The memory module of claim 20 wherein the chip-scale packages are stacked with the	
2	solder balls on the first surface of a chip-scale package coupled to pads on the second surface of	
3	another chip-scale package.	

The memory module of claim 20 wherein the underside coupling members permit the

LOZANIRV328274.1 24

underside surface of the memory semiconductor die to be exposed.

1